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Abstract—This paper presents a novel amplifier architecture
intended for low power neural recording applications. By using
continuous-time signal representation, the proposed topology
predominantly leverages digital topologies taking advantage of
efficient techniques used in time domain systems. This includes
higher order feedback dynamics that allow direct analogue
signal quantization and near ideal integrator structures for noise
shaping. The system implemented in 0.18µm standard CMOS
demonstrates the capability for low noise instrumentation with
a bandwidth of 6 kHz and highly linear full dynamic range.
Simulation results indicate 1.145µW budget from 0.5 V supply
voltage with an input referred thermal noise of 7.7µVrms.
I. INTRODUCTION
Recent advancements in neuroscience have enabled simul-
taneous activity monitoring from multiple neurons, creating
the need for fully implantable multi-neuron recording. Next-
generation implanted systems must be able to simultaneously
monitor between 100 and 1000 neurons [1]. With neural sig-
nals being as small as 30µV, a dedicated low-noise amplifier
(LNA) is required for each electrode. However, implantable
devices have a restricting power budget that prevents impeding
tissue functionality due the generated heat. In addition to the
challenges associated with wireless powering these aspects
continue to motivate the design of more efficient instrumenta-
tion systems on chip to explore more feasible solutions.
Intra-cortical recorded neural action potentials have ampli-
tudes in the range of 30µV - 500µV and frequency content
in 100 Hz- 7kHz spectrum. On the other hand, local-field
potentials can be as large as 5mV with varying components
from sub-Hz to the action potential band. Both of these signals
are actively being used in brain machine interfaces but are
challenging to record simultaneously due to dynamic range.
Moreover, electrodes experience DC drift and offset in addition
to finite impedance complicating design requirements.
The pioneering work in the field of neuro recording has pri-
marily focused on the design and optimization of conventional
analogue structures. This lead to various OTA topologies with
weakly-inverted MOS inputs, lead by authors of [1] that me-
diated numerous design problems such as near DC input drift.
These structures have improved significantly over the years
as understanding and optimization techniques continued to
advance. More recently the focus has been redirected towards
system level integration and using deep sub-micron CMOS
to allow the integration of intensive signal processing on
chip. The repercussion of this trend however has significantly
reduced the performance of individual analogue transistors.
The use of voltage controlled oscillator (VCO) based in-
tegrators has been proposed as mediating solution to these
problems [2], [3]. Furthermore, VCO-based topologies pre-
serve signal information in the time domain allowing for very
large dynamic range (DR). Similarly, authors of [4] propose
a switched-mode Op-Amp with a class-D output stage. The
two-level operation renders the system inherently more linear,
alleviating the linearity-power consumption trade-off. It is
therefore beneficial to devise architectures based on these
digital topologies that will allow further reduction in power
dissipation by scaling technology and voltage supply.
This paper presents the implementation of a low-power,
VCO-based amplifier for neural recording applications. The
system encodes information in time domain by utilising
differential oscillators. A Phase-Frequency Detector (PFD)
detects relative phase/frequency variations and generates high-
frequency UP/DN pulses. An up/down binary counter inte-
grates the PFD output and tracks the quantization of the signal;
the generated binary value is now ready for digital processing.
The remainder of the paper is organized as follows. Section
II introduces and analyses the proposed system architecture
with circuit implementation presented in section III. Section
IV demonstrates simulated results followed by conclusions in
Section V.
II. CONCEPT AND SYSTEM ARCHITECTURE
The proposed amplifier architecture is shown in Fig 1.
A fully differential Gm-cell integrates the residue signal on
to the capacitor network. Any differential components will
induce an increasing phase shift between the two VCOs.
This phase difference is evaluated by the PFD to a two-
level modulated signal. A digitally registered integrator rejects
high frequency harmonics and produces the system’s quantized
output. The asynchronous behaviour of the integrator driven
by the dynamic of the VCO prevents down modulation of
coherent noise in the system and quantization from producing
strong tones in band. Finally all active integration nodes
feedback through a charge-scaling capacitive array. Utilizing
multi-pathing of signal components, this topology attempts to
reject out of band noise in the GM-VCO signal loop such that
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the band limited counter output contains a clean signal band
without needing large band limiting capacitors.
A. Amplifier Compensation
Similar most VCO structures stability remains a diffi-
cult design challenge. In particular poles introduced by the
transconductor, VCO, and registered integrator need to be
compensated. A nested miller approach is taken here where
multiple taps in the signal chain are fed forward. As such
we introduce a zero from component Av and pole splitting
with respect to the input transconductance and the VCO. With
reference to Fig. 1, we can summarize the digital blocks in
Laplace domain as;
H1(s) = KV COKPFD
(1− s/ωz)
s2
, ωz = −KINT
Av
(1)
Eq. 1 demonstrates that the integrator gain is bounded by
KINT /Av < KV COKPFD in order to guarantee stability
when the output is capacitively coupled to it’s input. Now
we can simplify the conditions of the overall system with
respect to the overall transfer function of the system when
the feedback capacitor is omitted as;
H(s) ≈ Gm
sCeqM
H1(s)
1 +H1(s)
Where CeqM = CM (1−H1) (2)
The above expression outlines the overall stability conditions
with respect to H1 in feedback which cannot be discussed
in detail here. However we will elaborate on the design
objectives. It should be clear that Gm is bounded by the
input referred noise specification and will shape all the noise
components of the preceding stages. The integration factor
KINT should be designed to introduce the band-limiting
behaviour on the output such that KINT = ω3dB Acl where
ω3dB and Acl are the signal bandwidth and closed loop gain
respectively.
B. Topological Advantages
The amplifier’s digital nature offers a number of benefits
compared to the analogue equivalent. As technology scales,
propagation delays and power consumption are also expected
to scale down offering increased performance. Moreover,
reduced input capacitance yields higher input impedance. This
is particularly useful in biomedical LNAs, as tissue built-up
increases the electrode’s impedance with time [5]. Another key
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Fig. 2. Schematic of the transconductive input stage
advantage, is that the binary counter continuously quantizes
the input signal. As such the system’s output is compatible
with arbitrary and event-based processing rates. The circuit
contains a minimal number of analogue nodes; the input node
and the Gm-cell’s output, node X. External and internal feed-
back ensure negligible voltage swing on all nodes. Resulting
in minimal linearity restrictions by the power rails allowing
the use of very low supply voltage.
Signal quantisation is performed in closed-loop and results
shaped quantization noise and non-linearities induced by the
counter-DAC that can be rejected by the filter internals. With
distortion being suppressed by the internal feedback, the
design can allow aggressive reduction in the capacitive DAC.
Another mechanism that improves performance results from
the feed-forward stage Av. As it bypasses the counter circuit,
any high frequency noise, generated by the Gm-cell and VCO
circuits, will bypass the counter and propagate through the
feedback loop. Thus, only low frequency noise components
will reach the system’s digitised output. As such, it is essential
to maintain signal specific counter bandwidth.
III. CIRCUIT IMPLEMENTATION
The circuit has been designed and simulated in a 0.18µm
CMOS process provided by AMS (H18A4). A circuit-level
analysis of the system blocks follows.
A. Gm-cell
The first stage is implemented using a differential pair
topology, Fig. 2. For DC signals, devices M1 and M3 behave
as diode-connected transistors, providing a well-defined output
biasing as well as the high pass DC off-set rejection cut off
at 1 Hz.
Noise analysis reveals that thermal noise is inversely pro-
portional to device transconductance. By AC coupling the
input signal to both NMOS and PMOS devices, the circuit’s
transconductance efficiency is significantly boosted. Small-
signal analysis yields the circuit’s transfer function; Eq. 3.
H(s) = Gm
rO
1 + srOC
eq
M
(3)
where
Gm = gm1 + gm2, rO = rO1//rO2
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Fig. 3. Schematic of the isolated Voltage-Controlled Oscillator
B. Voltage-Controlled Oscillator
The implemented VCO circuit is shown in Fig. 3. Devices
M2 and M3 form an inverter-based ring-oscillator. The oscil-
lator’s frequency is a linear function of the current it sinks and
it is given by Eq. 4 [6].
fOSC =
IDS
NCTOTV DD
(4)
N being the number of inverter stages and CTOT the total
capacitance per inverter stage. Device M1 directly controls
the oscillator’s frequency by modulating the current available
to it. The circuit’s gain is then given by
KV CO = 2pi
gm1
NCTOTV DD
[radiansV −1s−1] (5)
Transistor M4 is biased in the triode region acting as a level
shifter. It serves a dual purpose by ensuring correct biasing of
device M6 and isolating the oscillator from high frequency
noise present on the ground rail.
C. Phase-Frequency Detector
The circuit of the 3-state PFD utilised is shown in Fig. 4(a)
[7]. It is based on True-Single Phase Logic and its operation
principle follows. Assuming VCO1 and VCO2 are low, nodes
U1 and D1 are pre-charged to VDD via M1. On the rising edge
of VCO1, M5 turns ON, and the dynamic inverter formed by
M4 and M6 pull node U2 down causing UP signal to rise. On
the rising edge of VCO2, DN signal also rises. M2 and M3
discharge nodes UI and D1 thus UP and DN signals are also
pulled down. The circuit has returned to its initial condition
[7]. It should however be noted that to ensure reset of UP/DN
signals at equal instances, IDS2,3>>IDS1 must be satisfied.
Maximum output voltage is produced when the two input
signals are perfectly out-of-phase; that is, they are 2pi apart.
The circuit’s gain is then defined as KPFD = 1/2pi.
D. Counter Driving Circuit
Clock generation is achieved by the circuit in Fig. 5(a).
Two edge-detector circuits generate pulses of well-defined
width, at every rising edge generated by the VCOs. The pulses
propagate through the OR, driving the DFF, to the divide-
by-two circuit. Thus, the generated clock’s frequency is the
average of the two VCOs’.
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Fig. 5. (a) CLK circuit generation (b) 2-state to 3-state signal conversion
The circuit of Fig. 4(b) illustrates the SIGN bit generation.
DFF1 detects the leading signal and accordingly registers
a logic output. DFF2 ensures that the SIGN bit can only
change after the clock’s rising edge. As such, the SIGN bit
is always stable when the counter registers its value, avoiding
metastability issues.
The SIGN bit is also used to convert the 2-state UP/DN
outputs to 3-state signals. This is achieved by using the SIGN
bit to determine whether the signal oscillates between -1 and
0 or 0 and +1. By increasing the available logic levels, the
maximum quantisation noise present on the signals is reduced
improving system dynamics. The circuit implementing this
function is shown in Fig. 5(b). The 3-state signals are now
fed forward to the output node in order to introduce a zero in
the transfer function and satisfy the stability requirements.
E. Integrator
The binary counter’s building element is a Toggle Flip-Flop
and a multiplexer; the multiplexer being controlled by the
SIGN bit. Each TFF will toggle or hold its state, depending
on the value presented to it by the multiplexer.
The counter’s binary value is converted to an analogue
signal by a charge-scaling capacitive array. The integrator’s
transfer function can be derived as follows. Each time the
counter increments its value, the output voltage increases by
VDD/2N; N being the number of binary bits. Approximating
the output voltage by a ramp, it is given by
Vout(t) =
VDD
2N
t× u(t)× fOSC (6)
yielding the following transfer function
∆Vout
∆Φin
(s) =
VDD
2N
× fOSC
∆Φin
× 1
s
(7)
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Fig. 7. Frequency-domain analysis of the noise transient simulation
Eq. 7 suggests that the integrator’s transfer function is input
dependent as stated in Section II.
IV. SIMULATED RESULTS
The design was simulated in Cadence IC 6.1.5 Design
Environment, using foundry-supplied PSP models. Owed to
the circuit’s dynamic time domain behaviour, only transient
noise simulations can correctly predict system performance.
As such, the provided bode plots were generated by simulating
the linearised system transfer function.
Fig. 6 demonstrates the system’s frequency response re-
vealing a closed loop 40dB voltage gain. The system’s total
rms current consumption is measured to be 2.29µA from a
0.5V supply voltage yielding a power dissipation of 1.145µW.
Spectrum analysis of the output for a 2kHz, 5mV peak-to-peak
input signal is shown in Fig. 7. The input referred noise floor
of the transconductance stage evaluated at 100nV/Hz0.5 with
the corner frequency at 1 kHz. High levels of flicker noise can
be mitigated with common signal chopping techniques. Table
I summarises system performance and compares with typical
analogue designs. The used figure-of merit is defined by Eq.
8.
FoM = vni,RMS
√
2ITOTV 2DD
piUT 4KT ×BW (8)
V. CONCLUSION
A novel amplifier architecture is proposed, that makes
extensive use of the VCO structure to overcome the issues
resulting from technological scaling. By encoding and pro-
cessing the information in time-domain, the system’s DR is no
longer restricted by the power rails. In part this work hopes
to take advantage of fully asynchronous digital processing
on the system level to make significant improvements to
TABLE I
PERFORMANCE COMPARISON
Parameter This work [8] [9] [10]
Power [W] 1.145µ 7.92µ 26.4µ 1.16m
Supply [V] 0.5 1.8 3.3 1
Gain [dB] 40 39.4 39.6 60.9
Bandwidth [KHz] 6 7.2 8.2 5.1
High-pass [Hz] 1 10 140 248
THD [%] 1.05 1 1 1
Noise [Vrms] 7.7µ 3.5µ 1.94µ 4µ
Figure of Merit 2.25 6.03 9.57 1.9
current instrumentation systems. As such the entire system
operates from a supply voltage of 0.5V consuming 2.29µA of
current. The complementary input stage increases the circuit’s
transconductance efficiency while the capacitive feedback
applied to the second stage ensures superior low voltage
integration characteristics owed to the feedback mechanics.
The output capacitive DAC, artificially increases closed loop
gain of the second stage, further relaxing the noise-bandwidth
trade-off as both depend on input transconductance. Lastly, the
noise shaping on the output guarantees relaxed requirements
in supply noise, capacitor matching while retaining linearity
under very low supply voltages. Based on an event driven
design, utilisation of Continuous-Time DSP could prove espe-
cially advantageous for this particular system [11].
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